

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Intent and Trademark Office Address COMM SSIGNER FOR PATENTS P.O. BO 1456 Alexandra Virginia 22313-1450

APPLICATION NO	. 1	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
09/847,032		04/30/2001	Lester S. Sanders	X-858 US	5645	
24309	7590	01/09/2006		EXAMINER		
XILINX,			PHAN, THAI Q			
ATTN: LE 2100 LOG		ARTMENT	ART UNIT	PAPER NUMBER		
SAN JOSE	, CA 95	124	2128			
			DATE MAILED: 01/09/2006			

Please find below and/or attached an Office communication concerning this application or proceeding.

			Application No.	Applicant(s)	Applicant(s)				
Office Action Summary			09/847,032	SANDERS, LEST	ER S.				
			Examiner	Art Unit					
			Thai Q. Phan	2128					
Period fo	The MAILING DATE of this commur or Reply	nication appe	ars on the cover sheet t	with the correspondence ac	dress				
WHIC - Exter after - If NO - Failu Any	ORTENED STATUTORY PERIOD F CHEVER IS LONGER, FROM THE N rsions of time may be available under the provisions SIX (6) MONTHS from the mailing date of this comm period for reply is specified above, the maximum some re to reply within the set or extended period for reply reply received by the Office later than three months and patent term adjustment. See 37 CFR 1.704(b).	MAILING DAT s of 37 CFR 1.136(munication. tatutory period will y will, by statute, ca	TE OF THIS COMMUN (a). In no event, however, may a apply and will expire SIX (6) MO ause the application to become	NICATION. a reply be timely filed DNTHS from the mailing date of this of ABANDONED (35 U.S.C. § 133).					
Status									
1) 🏻	Responsive to communication(s) file	ed on 12 Oct	ober 2005.						
2a)□			ection is non-final.						
3)[Since this application is in condition	for allowanc	e except for formal ma	atters, prosecution as to the	e merits is				
	closed in accordance with the practice under Ex parte Quayle, 1935 C.D. 11, 453 O.G. 213.								
Dispositi	on of Claims								
4)🖂	4)⊠ Claim(s) <u>1-30</u> is/are pending in the application.								
	4a) Of the above claim(s) is/are withdrawn from consideration.								
5)□	is/are allowed.								
6)⊠	Claim(s) <u>1-30</u> is/are rejected.								
·	Claim(s) is/are objected to.								
8)∟	Claim(s) are subject to restrict	ction and/or e	election requirement.						
Applicati	on Papers								
9)	The specification is objected to by the	ne Examiner.							
10)⊠	The drawing(s) filed on 30 April 200	<u>1</u> is/are: a)⊠	☑ accepted or b)☐ obj	ected to by the Examiner.	ī				
	Applicant may not request that any obje		= : :		(
	Replacement drawing sheet(s) including	_	·						
11)	The oath or declaration is objected t	o by the Exa	miner. Note the attach	ed Office Action or form P	TO-152.				
Priority u	ınder 35 U.S.C. § 119								
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).									
a)(a) ☐ All b) ☐ Some * c) ☐ None of:								
	1. Certified copies of the priority documents have been received.								
	 2. Certified copies of the priority documents have been received in Application No 3. Copies of the certified copies of the priority documents have been received in this National Stage 								
	application from the International Bureau (PCT Rule 17.2(a)).								
* See the attached detailed Office action for a list of the certified copies not received.									
Attachmen	t(s)								
	e of References Cited (PTO-892)	DTO 040'		v Summary (PTO-413) o(s)/Mail Date					
	e of Draftsperson's Patent Drawing Review (I nation Disclosure Statement(s) (PTO-1449 o			f Informal Patent Application (PT	O-152)				
	r No(s)/Mail Date	•	6) 🔲 Other: _	 ·					

Art Unit: 2128

DETAILED ACTION

This Office Action is in response to a RCE application filed on 10/12/2005.

Claims 1-30 are pending in the Office Action.

Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.
- 2. Claims 1-30 are rejected under 35 U.S.C. 102(e) as being anticipated by Bennett et al, US patent no. 5,659,484

The applied reference has a common assignee with the instant application. Based upon the earlier effective U.S. filing date of the reference, it constitutes prior art under 35 U.S.C. 102(e). This rejection under 35 U.S.C. 102(e) might be overcome either by a showing under 37 CFR 1.132 that any invention disclosed but not claimed in the reference was derived from the inventor of this application and is thus not the invention "by another," or by an appropriate showing under 37 CFR 1.131.

As per claim 1, Bennett anticipates a method and system for mapping or targeting an integrated circuit placement/layout for circuit components with feature

Application/Control Number: 09/847,032

Art Unit: 2128

limitation very identical to the claimed invention. According to Bennett, the method includes steps

Receiving a first low level placed and routed design representation for an integrated circuit, a first circuit, (Figs. 6-7, col. 29, line 34 to col. 30, line 6),

Transforming the low level design representation into a synthesizable, editable, and simulatable high level design representation like HDL or ABEL (col. 10, lines 35-66, Background of the Invention, col. 29, line 34 to col. 30, line 20),

Processing the high level presentation to generate a low level, placed and routed design representation targeting a second integrated circuit that is different from the first integrated circuit for enumeration and annotation to meet the design specification or constraints (col. 10, lines 13-66, col. 11, lines 10-26, col. 15, lines 3-13, cols. 22-30).

As per claims 2-4, Bennett anticipates the design circuits are programmable logic devices including gate array, FPGA, etc.

As per claims 5-10, Bennett anticipates design tools such as HDL programming language, ABEL language, Boolean equation/expression tools, etc. (Fig. 7).

As per claim 10, Bennett anticipates a step of compiling the low level representation to generate an editable and simulatable high-level representation (col. 5, line 56 to col. 6, line 35, cols. 22-29).

As per claims 11-21, Bennett anticipates the claimed limitations in the process technology mapping for logic gate array design.

As per claims 22-30, the claims are directed to a method and system for retargeting an electronic design. The claims require the feature limitations as shown in the rejected claims above. Claims 22-30 are also rejected in like manner.

Response to Arguments

Applicant's arguments with respect to claims 1-30 have been considered but are moot in view of the new ground(s) of rejection.

Conclusion

1. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure.

US patent application publication no. US 2002/0100001 A1, issued to Lai et al, on July 2002

2. Any inquiry concerning this communication or earlier communications from the examiner should be directed to examiner Thai Phan whose telephone number is 571-272-3783.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Kamini Shah can be reached on 571-272-2279. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Application/Control Number: 09/847,032 Page 5

Art Unit: 2128

3. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Jan. 04, 2006

Thai Phan

Patent Examiner